So I'm taking Computer Organization. Chapter 3 and I'm lost already...
Here's the question:
Consider a 32 bit microprocessor, with a 16 bit external data bus, driven by an 8-Mhz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate that this microprocessor can sustain? To increase performance, would it be better to make its external data bus 32 bits or to double the external clock frequency supplied to the microprocessor?
CmSc Organization Question
