Is this makefile rule possible?

markelo · 01-18-2007, 02:08 PM

Here is the makefile. Is it possible to write a rule which
first search every file in same directory and then compile
and link those files which end with .cpp extension.

Requirement is that it have to pass linking rule which is in
makefile ( ie. execute @echo command during linking phase )

Dummy rule can be erased if it is required to make it work.

This is just an artificial test and there is no real world
requirements to make this work. I am just curious how to do it if
it is possible.

One last requirement. Have to be possible by single make command.
I get a working version for two make commands already.

Code:

CXXFLAGS= -ansi -Wall -pedantic

SRCS=$(wildcard *.cpp )
BINARIES=$(basename $(SRCS))
OBJS=$(subst .cpp,.o,$(SRCS)) 

all: $(BINARIES) $(OBJS)

%.o: %.cpp
	@echo binaries are $(BINARIES) and objects are $(OBJS)
	@echo mycompile $(CXX) -c $< $(CXXFLAGS)
	$(CXX) -c $< $(CXXFLAGS)

%:%.o
	@echo mylinking $(CXX) $< -o $@ $(LIBS)
	$(CXX) $< -o $@ $(LIBS)

%:
	@echo dummy rule

clean:
	rm -f *.o $(BINARIES) *~ stdout.txt stderr.txt

Thank you from your time. Happy head scratching

bigearsbilly · 01-31-2007, 08:26 AM

I do it like this:

Code:

#       ---------------------------------
#       Standard makefile for standalone
#       C files (not multifile projects)
#
#       using the built-in rules for simple single source programs
#
#       you need 'makedepend' for this to work
#
#       the 'include' call cannot find the include files
#       so it becomes a *target*, and gets made first.
#       Must be deleted at the end to work next time around
#       ---------------------------------------------------

DEPENDFILE=depend.mk
TARGETS=$(CFILES:.c=)

all:do_it
        @rm $(DEPENDFILE)

# include must come after the first target

-include $(DEPENDFILE)

# TARGETS must come after the include

do_it:${TARGETS}

$(DEPENDFILE):
        @touch $@
        @echo CFILES = *.c > $@
        @makedepend -f $@ *.c