pthread_mutex_lock/unlock SMP and CPU cache coherence on core2 SMP
Hi
I'm trying to find out how pthread_mutex implementation (on SMP kernels) handles CPU cache coherence issues, specifically which instructions does it use for core2 chips? Is it MFENCE, CPUID, LOCK, etc?
Thanks in advance!
|