Quote:
Originally Posted by wikipedia VIA C3
The "Nehemiah" (C5XL) was a major core revision. At the time, VIA's marketing efforts did not fully reflect the changes that had taken place. The company addressed numerous design shortcomings of the older cores, including incomplete MMX compatibility and the half-speed FPU. The number of pipeline stages was increased from 12 to 16, to allow for continued increases in clock speed. Additionally, it implemented support for the cmov instruction, making it a 686-class processor. The Linux kernel refers to this core as the C3-2. It also removes 3DNow! instructions in favour of implementing SSE. However, it was still based upon the aging Socket 370, running the single data rate front side bus at just 133 MHz.
|
you could use
lshw -C processor or
dmidecode -t processor or
cat /proc/cpuinfo to view the CPU's capabilities.
here is a
chart showing the different flags and their meanings. .
bummer had to use the cached google page, dudes site appears to be down, and this is the best feature list I've found.