Linux - Hardware This forum is for Hardware issues.
Having trouble installing a piece of hardware? Want to know if that peripheral is compatible with Linux? |
Notices |
Welcome to LinuxQuestions.org, a friendly and active Linux Community.
You are currently viewing LQ as a guest. By joining our community you will have the ability to post topics, receive our newsletter, use the advanced search, subscribe to threads and access many other special features. Registration is quick, simple and absolutely free. Join our community today!
Note that registered members see fewer ads, and ContentLink is completely disabled once you log in.
Are you new to LinuxQuestions.org? Visit the following links:
Site Howto |
Site FAQ |
Sitemap |
Register Now
If you have any problems with the registration process or your account login, please contact us. If you need to reset your password, click here.
Having a problem logging in? Please visit this page to clear all LQ-related cookies.
Get a virtual cloud desktop with the Linux distro that you want in less than five minutes with Shells! With over 10 pre-installed distros to choose from, the worry-free installation life is here! Whether you are a digital nomad or just looking for flexibility, Shells can put your Linux machine on the device that you want to use.
Exclusive for LQ members, get up to 45% off per month. Click here for more info.
|
 |
|
05-15-2021, 12:05 PM
|
#16
|
LQ Guru
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612
Original Poster
|
https://slashdot.org/story/21/05/14/...dry-in-arizona
This, to my mind, is a lot more like it. The timescales seem to make sense, too. Up to 5 years for 3nm, and then as much time or more for 2nm.
The guys already have 5nm (= the best there currently is), they have engineers at the forefront of this tech, and clearly see a way to get 3nm, whether it's doping tweaks, FET redesign, less voltage or whatever. Personally, I'm surprised by Arizona. It's much nearer an earthquake fault than I would like.
Back in the 1990s(?) Intel built it's FAB14 factory in Newbridge, Co. Kildare in Ireland which is nowhere near an earthquake fault line. The first fAB line IIRC, was 64nm.They had a truly miserable pass rate, and traced the faults to miniature seismological disturbances. So they solved it by digging a deep trench all around the factory, and isolating it from the vibrations. So you have to cross a bridge to get into Intel's Newbridge factory. Maybe it's the local roads, or the not so local earthquakes. Doing that got their pass rate (for fabricated chips) up to 2%, which they boasted about in the business.
|
|
1 members found this post helpful.
|
05-20-2021, 07:45 AM
|
#17
|
Member
Registered: Nov 2005
Location: Land of Linux :: Finland
Distribution: Pop!_OS && Windows 10 && Arch Linux
Posts: 832
|
Quote:
Originally Posted by business_kid
Back in the 1990s(?) Intel built it's FAB14 factory in Newbridge, Co. Kildare in Ireland which is nowhere near an earthquake fault line. The first fAB line IIRC, was 64nm.They had a truly miserable pass rate, and traced the faults to miniature seismological disturbances...
|
never heard about that, thanks for sharing 
i never would have thought that it would be a problem.
|
|
|
05-20-2021, 10:47 AM
|
#18
|
LQ Guru
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612
Original Poster
|
I just heard about it because my brother knew someone from his engineering class working on the job. He's a Mechanical Engineer.
Mind you, TMSC might be about to find out the hard way 
|
|
|
06-06-2021, 05:37 AM
|
#19
|
LQ Guru
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612
Original Poster
|
Here's an interesting link from Slashdot on CPU core errors
https://hardware.slashdot.org/story/...re-modern-cpus
which inclines me to think that the problem I mentioned earlier of stray electrons penetrating increasingly thin insulation may already be out in the wild. Crucially, what this article doesn't reveal is: - The CPUs involved.
- The lithography of fab size.
- The manufacturer.
- The range of core voltage.
There has been a lot of work on doping, but individual atomic mixes of doping material could even have been patented. Additionally, in the normal situation, part of the 'N' doped and part of the 'P' doped neutralises. So you don't get a "++++++------" junction, but rather "++++NNNN----". The width of the 'NNNN' bit is depending on the bias applied, which is determined in part by core voltage. As you forward bias a junction, the 'NNNN' bit is eroded and vanishes as the junction is switched on. So a core may work at 0.8V but throw the odd error at 1.2V, or vice versa. I'm not well enough into chip fabrication to be sure. One thing is sure: any gates not pulled to 0V will throw errors. There is inclined to be less doubt about Drain & Source voltages, but in the middle of an IC, who can tell?
In any case, the size requirement is so small, there's not enough room for the 'NNNN' bit. So the doping endeavours to thin it as much as possible, and that's how errors come through. It makes you wonder about these 250W and 280W CPU packages with fantastic core counts.The smallest FAB we have ATM is 5nm - Apple's M1 & M2; AMD goes to 7nm, unless I missed news recently. And Intel is hanging out on 10nm, last heard, although plans for smaller are progressing.
In short, this makes me think that IBM's 2nm wafer fab is fantasy, or creative accounting.
But I gather from the text that we're talking about server cpus with presumably 20+ cores which could be severely heat cycled over their lifetimes.
EDIT: I'm not in the least surprised that testing fails to pick this up.Validating the function of an electronic component at ambient is basically impossible.
Last edited by business_kid; 06-06-2021 at 05:42 AM.
|
|
|
06-17-2021, 10:40 AM
|
#20
|
LQ Guru
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612
Original Poster
|
I am attaching a link, but first I feel obliged to give a heavy technobabble warning
https://semiwiki.com/semiconductor-s...ly-a-2nm-node/
According to the semiconductor wiki, in reality it's a 3nm node (2.9nm to be precise) and compared with TMSC & Samsung plans it doesn't seem that great. That said - Let's face it, any 3nm node that turns out product is great.
What's also interesting is that many of the process parts are at minimum already. Wire is an example. It fuses on low diameter. We talk about wafer width and 3 dimensions, but wafer width can be profiled for power or performance.
|
|
|
All times are GMT -5. The time now is 12:09 AM.
|
LinuxQuestions.org is looking for people interested in writing
Editorials, Articles, Reviews, and more. If you'd like to contribute
content, let us know.
|
Latest Threads
LQ News
|
|