LinuxQuestions.org
Welcome to the most active Linux Forum on the web.
Go Back   LinuxQuestions.org > Forums > Linux Forums > Linux - Hardware
User Name
Password
Linux - Hardware This forum is for Hardware issues.
Having trouble installing a piece of hardware? Want to know if that peripheral is compatible with Linux?

Notices


Reply
  Search this Thread
Old 05-15-2021, 12:05 PM   #16
business_kid
LQ Guru
 
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612

Original Poster
Rep: Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618

https://slashdot.org/story/21/05/14/...dry-in-arizona

This, to my mind, is a lot more like it. The timescales seem to make sense, too. Up to 5 years for 3nm, and then as much time or more for 2nm.

The guys already have 5nm (= the best there currently is), they have engineers at the forefront of this tech, and clearly see a way to get 3nm, whether it's doping tweaks, FET redesign, less voltage or whatever. Personally, I'm surprised by Arizona. It's much nearer an earthquake fault than I would like.

Back in the 1990s(?) Intel built it's FAB14 factory in Newbridge, Co. Kildare in Ireland which is nowhere near an earthquake fault line. The first fAB line IIRC, was 64nm.They had a truly miserable pass rate, and traced the faults to miniature seismological disturbances. So they solved it by digging a deep trench all around the factory, and isolating it from the vibrations. So you have to cross a bridge to get into Intel's Newbridge factory. Maybe it's the local roads, or the not so local earthquakes. Doing that got their pass rate (for fabricated chips) up to 2%, which they boasted about in the business.
 
1 members found this post helpful.
Old 05-20-2021, 07:45 AM   #17
//////
Member
 
Registered: Nov 2005
Location: Land of Linux :: Finland
Distribution: Pop!_OS && Windows 10 && Arch Linux
Posts: 832

Rep: Reputation: 350Reputation: 350Reputation: 350Reputation: 350
Quote:
Originally Posted by business_kid View Post
Back in the 1990s(?) Intel built it's FAB14 factory in Newbridge, Co. Kildare in Ireland which is nowhere near an earthquake fault line. The first fAB line IIRC, was 64nm.They had a truly miserable pass rate, and traced the faults to miniature seismological disturbances...
never heard about that, thanks for sharing
i never would have thought that it would be a problem.
 
Old 05-20-2021, 10:47 AM   #18
business_kid
LQ Guru
 
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612

Original Poster
Rep: Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618
I just heard about it because my brother knew someone from his engineering class working on the job. He's a Mechanical Engineer.

Mind you, TMSC might be about to find out the hard way
 
Old 06-06-2021, 05:37 AM   #19
business_kid
LQ Guru
 
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612

Original Poster
Rep: Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618
Here's an interesting link from Slashdot on CPU core errors
https://hardware.slashdot.org/story/...re-modern-cpus

which inclines me to think that the problem I mentioned earlier of stray electrons penetrating increasingly thin insulation may already be out in the wild. Crucially, what this article doesn't reveal is:
  • The CPUs involved.
  • The lithography of fab size.
  • The manufacturer.
  • The range of core voltage.
There has been a lot of work on doping, but individual atomic mixes of doping material could even have been patented. Additionally, in the normal situation, part of the 'N' doped and part of the 'P' doped neutralises. So you don't get a "++++++------" junction, but rather "++++NNNN----". The width of the 'NNNN' bit is depending on the bias applied, which is determined in part by core voltage. As you forward bias a junction, the 'NNNN' bit is eroded and vanishes as the junction is switched on. So a core may work at 0.8V but throw the odd error at 1.2V, or vice versa. I'm not well enough into chip fabrication to be sure. One thing is sure: any gates not pulled to 0V will throw errors. There is inclined to be less doubt about Drain & Source voltages, but in the middle of an IC, who can tell?

In any case, the size requirement is so small, there's not enough room for the 'NNNN' bit. So the doping endeavours to thin it as much as possible, and that's how errors come through. It makes you wonder about these 250W and 280W CPU packages with fantastic core counts.The smallest FAB we have ATM is 5nm - Apple's M1 & M2; AMD goes to 7nm, unless I missed news recently. And Intel is hanging out on 10nm, last heard, although plans for smaller are progressing.

In short, this makes me think that IBM's 2nm wafer fab is fantasy, or creative accounting.

But I gather from the text that we're talking about server cpus with presumably 20+ cores which could be severely heat cycled over their lifetimes.

EDIT: I'm not in the least surprised that testing fails to pick this up.Validating the function of an electronic component at ambient is basically impossible.

Last edited by business_kid; 06-06-2021 at 05:42 AM.
 
Old 06-17-2021, 10:40 AM   #20
business_kid
LQ Guru
 
Registered: Jan 2006
Location: Ireland
Distribution: Slackware, Slarm64 & Android
Posts: 17,612

Original Poster
Rep: Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618Reputation: 2618
I am attaching a link, but first I feel obliged to give a heavy technobabble warning
https://semiwiki.com/semiconductor-s...ly-a-2nm-node/

According to the semiconductor wiki, in reality it's a 3nm node (2.9nm to be precise) and compared with TMSC & Samsung plans it doesn't seem that great. That said - Let's face it, any 3nm node that turns out product is great.

What's also interesting is that many of the process parts are at minimum already. Wire is an example. It fuses on low diameter. We talk about wafer width and 3 dimensions, but wafer width can be profiled for power or performance.
 
  


Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is Off
HTML code is Off



Similar Threads
Thread Thread Starter Forum Replies Last Post
LXer: IBM and OpenOffice.org: An Interview with IBM's Doug Heintzman LXer Syndicated Linux News 0 09-11-2007 07:13 PM
IBM x3200 & Centos 4.4 with IBM 36/72GB DDS/5 choyyw@gmail.com Linux - Server 0 04-10-2007 01:30 AM
LXer: IBM vs. SCO: Now It's IBM's Turn LXer Syndicated Linux News 0 02-23-2006 02:46 PM
LXer: Linux on eServer Products > Servers > IBM eServer Linux on eServer Products > Servers > IBM eServer Linux on eServer LXer Syndicated Linux News 0 01-25-2006 07:46 AM
Thoughts on purchasing an IBM Z60m laptop ? kkempter Linux - Laptop and Netbook 1 11-21-2005 07:33 AM

LinuxQuestions.org > Forums > Linux Forums > Linux - Hardware

All times are GMT -5. The time now is 12:09 AM.

Main Menu
Advertisement
My LQ
Write for LQ
LinuxQuestions.org is looking for people interested in writing Editorials, Articles, Reviews, and more. If you'd like to contribute content, let us know.
Main Menu
Syndicate
RSS1  Latest Threads
RSS1  LQ News
Twitter: @linuxquestions
Open Source Consulting | Domain Registration