LinuxQuestions.org
Register a domain and help support LQ
Go Back   LinuxQuestions.org > Forums > Non-*NIX Forums > Programming
User Name
Password
Programming This forum is for all programming questions.
The question does not have to be directly related to Linux and any language is fair game.

Notices

Reply
 
Search this Thread
Old 09-20-2012, 09:12 AM   #1
Sakthi24
LQ Newbie
 
Registered: Jul 2012
Location: India
Posts: 6

Rep: Reputation: Disabled
Processor cache Line Size Tweak


Do anyone on this forum could help me to tweak the processor cache line size? Will it be doable? Below is the breif description of my problem:

Currently, I'm using a PPC processor which has cache line size of 64 KB which is used for all cache line operations and I want the same to be 32 KB (instead of 64) to support one user app which has the limitation.

Attempts made:

--> tried to enable the compact mode present in the processor which didn't helped me becuase of some dependency.

--> Changed the CPU table configuration from code which is referred by other programs for cache line size. Got into some wierd Kernel Panic

It would be good if someone could share pointer on this regard would help me to proceed further (quickly )
 
Old 09-20-2012, 10:19 AM   #2
resetreset
Senior Member
 
Registered: Mar 2008
Location: India
Distribution: Dynebolic, Ubuntu 10.10
Posts: 1,320

Rep: Reputation: 51
Just from gut feeling..... are you sure the processor cache, for ANY processor, can be modified in software?
What is "compact mode"? And what dependency are you talking about?
Also, what is a CPU "table"?

Just curious - what kind of work is this related to? As in, what are you trying to write?
 
Old 09-20-2012, 12:36 PM   #3
Celyr
Member
 
Registered: Mar 2012
Location: Italy
Distribution: Slackware+Debian
Posts: 314

Rep: Reputation: 77
I don't think it's possible.
Also I'm very curios about the code that is failing to work on a 64KB cache and is working on a 32KB. Maybe you can just edit those instructions, which I still want to see
 
Old 09-20-2012, 12:36 PM   #4
Sakthi24
LQ Newbie
 
Registered: Jul 2012
Location: India
Posts: 6

Original Poster
Rep: Reputation: Disabled
Hi,

Thanks for quick reply.

-- Just from gut feeling..... are you sure the processor cache, for ANY processor, can be modified in software?
[S]: Maybe,I'm not detailed but I'm taking about the cache operation length which processor will be working on.Like, DCBA PowerPC instruction, in few wonderful powerPC processor's we have facility to make this instruction to work on 32 Byte cache line instead of actual processor cache line.I'm just curious that there are some CPU table and MACRO which informs operating system about cache line (mostly applicable for all OS and ARCH type), so thought if I can tweak something ther to achieve the above behavior for the time being.

-- What is "compact mode"? And what dependency are you talking about?
[S]: Compact mode is something that work on 32 Byte instead of actual hardware specification. This compact modes can vary according to processor.

-- Also, what is a CPU "table"?

[S]: There a Linux source file (I'm not sure about other arch except PPC) which maintains CPU specification for all CPU's.

-- Just curious - what kind of work is this related to? As in, what are you trying to write?

Two things I'm trying:

--> Trying to tweak something which is easy to make whole OS to work on 32 Bytes mode.
--> Write some pieces of ASMs to enable the compact mode ( at this moment too hard for me ).

Thx..
 
Old 09-20-2012, 12:43 PM   #5
Sakthi24
LQ Newbie
 
Registered: Jul 2012
Location: India
Posts: 6

Original Poster
Rep: Reputation: Disabled
@Celyr:

Thx for your reply.

Actually the code is not failing either in 32 KB neither in 64 KB, we have proprietary applications which is compiled against 32 Byte cache line (which can't be changed because of few restrictions) ,so now we are forcing the native operating system to be in 32 Bytes (or provide some context switch capability like enable/disable of compact feature) as we are using linux as supporting operating system to help prop application's.
 
Old 09-21-2012, 12:37 AM   #6
resetreset
Senior Member
 
Registered: Mar 2008
Location: India
Distribution: Dynebolic, Ubuntu 10.10
Posts: 1,320

Rep: Reputation: 51
Sorry mate, I've never worked on PowerPC and all the stuff you said above confused me even more
 
  


Reply

Tags
cache, cpu, linux, ppc, processor


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is Off
HTML code is Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
PCI cache line size set incorrectly (0 bytes) by BIOS/FW cccc Linux - Kernel 1 01-28-2010 08:06 AM
PCI cache line size set incorrectly (32 bytes) by BIOS/FW B1TW1SE Linux - Software 1 08-18-2009 02:43 PM
PCI cache line size set incorrectly (32 bytes) by BIOS/FW B1TW1SE Linux - Newbie 4 03-30-2008 11:25 PM
Slackware 9.1 install - PCI cache line size incorrect will103 Linux - Newbie 4 04-21-2004 01:38 PM
HELP MEEEE! cant install - PCI Cache line size to large expecting 16. danny2055 Linux - General 4 11-24-2003 11:54 AM


All times are GMT -5. The time now is 08:05 AM.

Main Menu
My LQ
Write for LQ
LinuxQuestions.org is looking for people interested in writing Editorials, Articles, Reviews, and more. If you'd like to contribute content, let us know.
Main Menu
Syndicate
RSS1  Latest Threads
RSS1  LQ News
Twitter: @linuxquestions
identi.ca: @linuxquestions
Facebook: linuxquestions Google+: linuxquestions
Open Source Consulting | Domain Registration