LinuxQuestions.org
Review your favorite Linux distribution.
Go Back   LinuxQuestions.org > Forums > Non-*NIX Forums > Programming
User Name
Password
Programming This forum is for all programming questions.
The question does not have to be directly related to Linux and any language is fair game.

Notices

Reply
 
LinkBack Search this Thread
Old 01-12-2008, 09:58 PM   #1
Four
Member
 
Registered: Aug 2005
Posts: 298

Rep: Reputation: 30
FPGA and high impedance (is it 1 or 0)


Hi,

I'm making a processor on an FPGA.

Code:
 __________________
|                  |   Bus Line bellow
|                  |___._______.__________
|                  |___|.______|._________
|   Controller     |___||,_____||.________
|                  |   |||     |||
|                  |   |||     |||
|                  |  _|||_   _|||_
|    Active        |  |F1  |  | F2 | ....
|__________________|  |____|  |____|
        |               |       |
        |_______________|_______|_______ ...
                        
                        ^
                        |
                        |
                   Each F does a function
The controller sets the buss line to a number. Each F* looks at it and if its their number it does its function.

Problem:
Lets say the controller gives out a number that noone is assigned?

What I'm thinking is for each function to send a signal of logic high back to the controller saying
Quote:
ok someone is assigned this number you don't know who but just wait until I'm done Thanks
Now if noone is assigned the number the bus line represents then all F*'s "active" signal will be at high impedence.

Will "active" viewed by the controller be a 1 or a 0? And will it be reliable.

Perhaps another design?

Thanks
 
Old 01-13-2008, 08:30 PM   #2
Eric Elliott
Member
 
Registered: May 2002
Location: TX USA
Distribution: Android 4.1, Suse 12, Kubuntu 13
Posts: 90

Rep: Reputation: 15
Does make not specify output for undefined inputs? It seems that is what you are asking, what is output for input without specified output.
 
Old 01-14-2008, 08:08 AM   #3
andrems
LQ Newbie
 
Registered: Apr 2006
Location: Porto Alegre, Brazil
Distribution: Arch Linux
Posts: 28

Rep: Reputation: 15
The design I would use to interface a controller with other function blocks would be

Code:
 __________________
|                  |   Bus Line bellow
|               out|___.________.__________ a0
|               out|___|._______|._________ a1
|   Controller  out|___||,______||.________ a2
|               out|___|||._____|||._______ CE
|                  |   ||||     ||||
|                  |   ||||     ||||
|                  |  _||||_   _||||_
|                  |  | F1  |  | F2  | ....
|__Active__ack[in]_|  |_____|  |_____|
        |  |            |  |    |  |
        |  |___________ | _|___ | _|____ ...
        |_______________|_______|_______ ...
The controller sets the function address and after that sets the Chip Enable (CE) signal to prevent spurious behavior. If any of the F* recognizes its address on the bus, it sets the ack signal. If no ack is received, the controller times out; if ack is high, the controller knows the bus is busy (in this case, ack would remain high as long as the F* is running).



EDIT:

High impedance is usually "1" (output with an open collector transistor), ie, if there's nothing on the bus, it holds "1", but it goes to "0" if any other signal in that bus goes to "0".

Last edited by andrems; 01-14-2008 at 08:11 AM. Reason: Add info
 
  


Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is Off
HTML code is Off
Trackbacks are Off
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Fpga Usb Four Programming 3 12-07-2007 09:52 PM
LXer: Xilinx Releases ISE WebPACK 8.2i - FPGA Industry's Only Free Fully Featured Design Suite LXer Syndicated Linux News 0 07-17-2006 09:33 PM
LXer: Second-generation FPGA modules run Linux LXer Syndicated Linux News 0 07-13-2006 12:54 AM
xilinx system ace driver for compact flash on a fpga based pci card doesnt work urwithsudheer Programming 0 03-22-2006 02:28 AM
compiling FPGA chip design software designed for windows (visual c++) in linux gogettergary Programming 1 05-09-2005 08:45 AM


All times are GMT -5. The time now is 10:41 PM.

Main Menu
My LQ
Write for LQ
LinuxQuestions.org is looking for people interested in writing Editorials, Articles, Reviews, and more. If you'd like to contribute content, let us know.
Main Menu
Syndicate
RSS1  Latest Threads
RSS1  LQ News
Twitter: @linuxquestions
identi.ca: @linuxquestions
Facebook: linuxquestions Google+: linuxquestions
Open Source Consulting | Domain Registration