|
TL-WN821N wireless s3c2440 linux
I am trying to connect a TL-WN821N wireles USB adaptor to my system running linux2.6.32 on s3c2440(CPU).
When I put the device into the USB port, the system prompts [root@Sinexcel selcode]# usb 1-1: new full speed USB device using s3c2410-ohci and address 3 usb 1-1: New USB device found, idVendor=0cf3, idProduct=7015 usb 1-1: New USB device strings: Mfr=16, Product=32, SerialNumber=48 usb 1-1: Product: UB95 usb 1-1: Manufacturer: ATHEROS usb 1-1: SerialNumber: 12345 usb 1-1: configuration #1 chosen from 1 choice usb 1-1: reset full speed USB device using s3c2410-ohci and address 3 usb 1-1: firmware: requesting ar9170.fw usb 1-1: USB setup failed (-110). ar9170usb: probe of 1-1:1.0 failed with error -110 [root@Sinexcel selcode]# and I also put the firmware "ar9170-1.fw ar9170-2.fw ar9170.fw" driver in the /lib/firmware. How do I solve this problem it Would you please help me on this. Thank you in advance. |
Which distro?
|
CPU:S3C2440 550MHZ
LINUX-KERNEL:linux-2.6.32.2 S3C2440 INTRODUCTION This user’s manual describes SAMSUNG's S3C2440A 16/32-bit RISC microprocessor. SAMSUNG’s S3C2440A designed to provide hand-held devices and general applications with low-power, and high-performance micr controller solution in small die size. To reduce total system cost, the S3C2440A includes the following components The S3C2440A is developed with ARM920T core, 0.13um CMOS standard cells and a memory complier. Its low power, simple, elegant and fully static design is particularly suitable for cost- and power-sensitive applications. adopts a new bus architecture known as Advanced Micro controller Bus Architecture (AMBA). The S3C2440A offers outstanding features with its CPU core, a 16/32-bit ARM920T RISC processor designed b Advanced RISC Machines, Ltd. The ARM920T implements MMU, AMBA BUS, and Harvard cache architecture wi separate 16KB instruction and 16KB data caches, each with an 8-word line length. By providing a complete set of common system peripherals, the S3C2440A minimizes overall system costs an eliminates the need to configure additional components. The integrated on-chip functions that are described in th document include: ∙ Around 1.2V internal, 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB D- Cache/MMU ∙ External memory controller (SDRAM Control and Chip Select logic) ∙ LCD controller (up to 4K color STN and 256K color TFT) with LCD-dedicated DMA ∙ 4-ch DMA controllers with external request pins ∙ 3-ch UARTs (IrDA1.0, 64-Byte Tx FIFO, and 64-Byte Rx FIFO) ∙ 2-ch SPls ∙ IIC bus interface (multi-master support) ∙ IIS Audio CODEC interface ∙ AC’97 CODEC interface ∙ SD Host interface version 1.0 & MMC Protocol version 2.11 compatible ∙ 2-ch USB Host controller / 1-ch USB Device controller (ver 1.1) ∙ 4-ch PWM timers / 1-ch Internal timer / Watch Dog Timer ∙ 8-ch 10-bit ADC and Touch screen interface ∙ RTC with calendar function ∙ Camera interface (Max. 4096 x 4096 pixels input support. 2048 x 2048 pixel input support for scaling) ∙ 130 General Purpose I/O ports / 24-ch external interrupt source ∙ Power control: Normal, Slow, Idle and Sleep mode ∙ On-chip clock generator with PLL |
Quote:
LINUX-KERNEL:linux-2.6.32.2 S3C2440 INTRODUCTION This user’s manual describes SAMSUNG's S3C2440A 16/32-bit RISC microprocessor. SAMSUNG’s S3C2440A designed to provide hand-held devices and general applications with low-power, and high-performance micr controller solution in small die size. To reduce total system cost, the S3C2440A includes the following components The S3C2440A is developed with ARM920T core, 0.13um CMOS standard cells and a memory complier. Its low power, simple, elegant and fully static design is particularly suitable for cost- and power-sensitive applications. adopts a new bus architecture known as Advanced Micro controller Bus Architecture (AMBA). The S3C2440A offers outstanding features with its CPU core, a 16/32-bit ARM920T RISC processor designed b Advanced RISC Machines, Ltd. The ARM920T implements MMU, AMBA BUS, and Harvard cache architecture wi separate 16KB instruction and 16KB data caches, each with an 8-word line length. By providing a complete set of common system peripherals, the S3C2440A minimizes overall system costs an eliminates the need to configure additional components. The integrated on-chip functions that are described in th document include: ∙ Around 1.2V internal, 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB D- Cache/MMU ∙ External memory controller (SDRAM Control and Chip Select logic) ∙ LCD controller (up to 4K color STN and 256K color TFT) with LCD-dedicated DMA ∙ 4-ch DMA controllers with external request pins ∙ 3-ch UARTs (IrDA1.0, 64-Byte Tx FIFO, and 64-Byte Rx FIFO) ∙ 2-ch SPls ∙ IIC bus interface (multi-master support) ∙ IIS Audio CODEC interface ∙ AC’97 CODEC interface ∙ SD Host interface version 1.0 & MMC Protocol version 2.11 compatible ∙ 2-ch USB Host controller / 1-ch USB Device controller (ver 1.1) ∙ 4-ch PWM timers / 1-ch Internal timer / Watch Dog Timer ∙ 8-ch 10-bit ADC and Touch screen interface ∙ RTC with calendar function ∙ Camera interface (Max. 4096 x 4096 pixels input support. 2048 x 2048 pixel input support for scaling) ∙ 130 General Purpose I/O ports / 24-ch external interrupt source ∙ Power control: Normal, Slow, Idle and Sleep mode ∙ On-chip clock generator with PLL |
| All times are GMT -5. The time now is 03:19 PM. |